Motorola MVME2400 Series Manuel de service Page 104

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 354
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 103
2-46 Computer Group Literature Center Web Site
Hawk PCI Host Bridge & Multi-Processor Interrupt Controller
2
Speculative PCI Request
There is a case where the processor could get starved for PCI read data
while the PCI Slave is hosting multiple PPC60xc bound write cycles.
While attempting to perform a read from PCI space, the processor would
continually get retried as a result of bridge lock resolution. Between PCI
writes, the PPC Master will be taking PPC60x bus bandwidth trying to
empty write posted data, which will further hamper the ability of the
processor to complete its read transaction.
PHB offers an optional speculative PCI request mode that helps the
processor complete read cycles from PCI space. If a bridge lock resolution
cycle happens when the PPC Slave is hosting a compelled cycle, the PCI
Master will speculatively assert a request on the PCI bus. Sometime later
when the processor comes back a retries the compelled cycle, the results of
the PCI Master holding the request will increase the chance of the
processor successfully completing its cycle.
PCI speculative requesting will only be effective if the PCI arbiter will at
least some times consider the PHB to be a higher priority master than the
master performing the PPC60x bound write cycles. The PCI Master obeys
the PCI specification for benign requests and will unconditionally remove
a speculative request after 16 clocks.
The PHB considers the speculative PCI request mode to be the default
mode of operation. If this is not desired, then the speculative PCI request
mode can be disable by changing the SPRQ bit in the HCSR.
Transaction Ordering
All transactions will be completed on the destination bus in the same order
that they are completed on the originating bus. A read or a compelled write
transaction will force all previously issued write posted transactions to be
flushed from the FIFO. All write posted transfers will be completed before
a read or compelled write is begun to assure that all transfers are completed
in the order issued.
Vue de la page 103
1 2 ... 99 100 101 102 103 104 105 106 107 108 109 ... 353 354

Commentaires sur ces manuels

Pas de commentaire