2-118 Computer Group Literature Center Web Site
Hawk PCI Host Bridge & Multi-Processor Interrupt Controller
2
Timer Current Count Registers
T TOGGLE. This bit toggles whenever the current count
decrements to zero. The bit is cleared when a value is
written into the corresponding base register and the CI bit
of the corresponding base register transitions from a 1 to
a 0.
CC CURRENT COUNT. The current count field decrements
while the Count Inhibit bit is the Base Count Register is
zero. When the timer counts down to zero, the Current
Count register is reloaded from the Base Count register
and the timer’s interrupt becomes pending in MPIC
processing.
Offset Timer 0 - $01100
Timer 1 - $01140
Timer 2 - $01180
Timer 3 - $011C0
Bit 3
1
3
0
2
9
2
8
2
7
2
6
2
5
2
4
2
3
2
2
2
1
2
0
1
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
1
1
09876543210
Name TIMER CURRENT COUNT
T
CC
Operation
R
R
Reset
0
$00000000
Commentaires sur ces manuels