Motorola M68CPU32BUG Manuel d'utilisateur Page 87
- Page / 98
- Table des matières
- MARQUE LIVRES
Noté. / 5. Basé sur avis des utilisateurs
USER CUSTOMIZATION
M68CPU32BUG REV 1 C-2
C.2 CPU32BUG CUSTOMIZATION
The general procedure for customizing CPU32Bug is as follows:
1. Copy the parameter area from the CPU32Bug EPROM to RAM by entering the
following command:
CPU32Bug>BM E0000 E01FF 4000<CR>
2. Modify the parameters in RAM using the offsets shown in Table C-1. For example,
the CHECKSUM value would begin at location $4000 plus offset $0E, or $400E.
Thus the word at $400E must be changed to $FFFF so a new checksum value for the
customized CPU32Bug can be calculated. Enter the following command to change
the CHECKSUM value.
CPU32Bug>MS 400E FFFF<CR>
Change the SIGNON message to indicate customization has been performed. Change
the spaces after "Version 1.01" to read ".XX <title>", where "XX" is your
customized version number starting with 01 and <title> is the name of your company
or school/lab. Use the MS command with text input (’string’).
3. Create an S-record file of the changes on the host computer by entering the ALT-F1
key on the host computer terminal (for ProComm emulator program) to open a log
file. Enter the file name C32B1.MX and then complete the CPU32Bug DU
command by pressing <CR>. The offset of DC000 is required to create the S-records
with the proper starting address of $E0000.
CPU32Bug>DU 4000 41FF ’C32B1.MX’ ,,DC000<ALT-F1><CR>
CPU32Bug><ALT-F1><CR>
Close log file
4. Create an S-record file of the rest of CPU32Bug on the host computer by entering the
ALT-F1 key on the host computer terminal (for ProComm emulator program) to
open a log file. Enter the file name C32B23.MX and then complete the CPU32Bug
DU command by pressing <CR>.
CPU32Bug>DU E0200 FFFFF ’C32B23.MX’<ALT-F1><CR>
CPU32Bug><ALT-F1><CR>
Close log file
5. If desired, the two S-record files can be edited on the host computer to remove the
"Effective address" lines at the beginning of the file and the CPU32Bug> prompt at
the end, but it is not required. If the two S-record files are concatenated into one file,
edit the first file to remove the S8 termination record at the end of the file.
SELF-TEST ERROR MESSAGES
M68CPU32BUG REV 1 B-1
APPENDIX B
SELF-TEST ERROR MESSAGES
B.1 INTRODUCTION
On power-up or reset, CPU32Bug executes a system self-test (confidence test) to verify system
integrity before issuing the sign-on message (SIGNON) and monitor prompt (CPU32Bug>). If an
error is detected, testing is aborted and an error message is printed after the sign on message and
monitor prompt. Error messages are summarized in Table B-1. The error address is displayed as
"000EXXXXXX" because the actual error address is only significant to qualified repair
personnel. Additional error values, such as address and data information, may also be printed.
Table B-1. Self-Test Error Messages
Test Type and Error Message Failure Description
CPU Register Test:
ERROR $01 @ $000EXXXX, CONFIDENCE TEST FAILED Dn test #1
ERROR $02 @ $000EXXXX, CONFIDENCE TEST FAILED Dn test #2
ERROR $03 @ $000EXXXX, CONFIDENCE TEST FAILED Dn test #3
ERROR $04 @ $000EXXXX, CONFIDENCE TEST FAILED SR
ERROR $05 @ $000EXXXX, CONFIDENCE TEST FAILED VBR, USP
ERROR $06 @ $000EXXXX, CONFIDENCE TEST FAILED An
ERROR $07 @ $000EXXXX, CONFIDENCE TEST FAILED Exchange
CPU Instruction Test:
ERROR $10 @ $000EXXXX, CONFIDENCE TEST FAILED AND, OR, NOT, EOR
ERROR $11 @ $000EXXXX, CONFIDENCE TEST FAILED ADD, SUB
ERROR $12 @ $000EXXXX, CONFIDENCE TEST FAILED MUL, DIV
ERROR $13 @ $000EXXXX, CONFIDENCE TEST FAILED BSET, BCLR
ERROR $14 @ $000EXXXX, CONFIDENCE TEST FAILED LSR
ERROR $15 @ $000EXXXX, CONFIDENCE TEST FAILED LSL
ERROR $16 @ $000EXXXX, CONFIDENCE TEST FAILED DBF
Fr
eescale S
emiconduct
or
, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...
- M68CPU32BUG DEBUG MONITOR 1
- USER’S MANUAL 1
- M68CPU32BUG/D 1
- TABLE OF CONTENTS 2
- LIST OF FIGURES 3
- LIST OF TABLES 3
- 1.5 SYSTEM RESTART 5
- CHAPTER 1 5
- GENERAL INFORMATION 5
- 1.1 INTRODUCTION 5
- 1.2 GENERAL DESCRIPTION 5
- 1.3 USING THIS MANUAL 6
- 1.6 MEMORY REQUIREMENTS 7
- CHAPTER 2 9
- DEBUG MONITOR DESCRIPTION 9
- 2.1 INTRODUCTION 9
- Freescale Semiconductor, Inc 10
- 2.6 FUNCTION CODE SUPPORT 13
- CHAPTER 3 16
- DEBUG MONITOR COMMANDS 16
- 3.1 INTRODUCTION 16
- BC Block of Memory Compare BC 17
- BF Block of Memory Fill BF 17
- BS Block of Memory Search BS 19
- BM Block of Memory Move BM 19
- BR Breakpoint Insert BR 20
- BV Block of Memory Verify BV 21
- DU Dump S-Records DU 23
- DC Data Conversion DC 23
- GN Go To Next Instruction GN 25
- GO Go Execute User Program GO 27
- HE Help HE 29
- MA Macro Define/Display MA 31
- MAE Macro Edit MAE 33
- MM Memory Modify MM 35
- MD Memory Display MD 36
- MS Memory Set MS 38
- PF Port Format PF 39
- PA Printer Attached PA 40
- RD Register Display RD 41
- RS Register Set RS 43
- RESET Cold/Warm Reset RESET 44
- RM Register Modify RM 44
- T Trace T 45
- SD Switch Directories SD 45
- TM Transparent Mode TM 48
- 4.2SOURCE PROGRAM CODING 51
- CHAPTER 4 52
- ASSEMBLER/DISASSEMBLER 52
- 4.1 INTRODUCTION 52
- 5.2 SYSTEM CALL ROUTINES 57
- CHAPTER 5 58
- SYSTEM CALLS 58
- 5.1 INTRODUCTION 58
- .ERASLN Erase Line .ERASLN 61
- .OUTSTR .OUTSTR 66
- .SNDBRK Send Break .SNDBRK 68
- .TM_RD Read Timer .TM_RD 70
- .WRITELN .WRITELN 71
- .WRITDLN .WRITDLN 71
- 6.3 UTILITIES 73
- CHAPTER 6 73
- DIAGNOSTIC FIRMWARE GUIDE 73
- 6.1 INTRODUCTION 73
- 6.2 DIAGNOSTIC MONITOR 73
- CPU B Instruction Test CPU B 75
- CPU CPU Tests For The MCU CPU 76
- CPU A Register Test CPU A 76
- CPU C Address Mode Test CPU C 77
- MT Memory Tests MT 78
- MT D Set Bus Data Width MT D 79
- MT A Set Function Code MT A 79
- MT B Set Start Address MT B 80
- MT C Set Stop Address MT C 80
- MT H Random Byte Test MT H 81
- MT E March Address Test MT E 81
- MT F Walk a Bit Test MT F 82
- MT G Refresh Test MT G 82
- MT I Program Test MT I 83
- MT J Test and Set Test MT J 84
- BERR Bus Error Test BERR 84
- APPENDIX A 85
- S-RECORD INFORMATION 85
- A.1 INTRODUCTION 85
- A.2 S-RECORD CONTENT 85
- A.3 S-RECORD TYPES 86
- A.4 S-RECORDS CREATION 86
- C.2 CPU32BUG CUSTOMIZATION 87
- APPENDIX B 87
- SELF-TEST ERROR MESSAGES 87
- B.1 INTRODUCTION 87
- APPENDIX C 88
- USER CUSTOMIZATION 88
- C.1 INTRODUCTION 88
- C.3 CUSTOMIZATION TABLE 90
- C.4 COMMUNICATION FORMATS 93
Produits connexes et manuels pour Téléviseurs et moniteurs Motorola M68CPU32BUG
(14 pages)© 2020, manymanuals.fr. Tous droits réservés | 1.112 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commentaires sur ces manuels