Motorola MPC5200 Manuel d'utilisateur télécharger pdf (Page 7)

Bright Star Engineering, Inc. Page 2

2 Architecture

The p2Engine consists of the MPC5200 processor, a core power DC/DC converter, NOR

and NAND Flash, SDRAM, and several dedicated and user-configurable ports.

Figure 1. p2Engine block diagram

2.1 Processor

The heart of the p2Engine is Motorola's MPC5200 32-bit high-performance embedded

processor. The MPC5200 contains a PowerPC 603c G2_LE processor core integrated

with an SDRAM interface, a Multi-function bus interface, a PCI controller, an ATA

controller, a BestComm DMA subsystem, six programmable Serial Controllers, a Fast

Ethernet controller, a USB controller, two I

C interfaces, an SPI interface, a dual CAN

controller, and a J1850 BDLC controller. While some interfaces are dedicated, others are

multiplexed. Refer to sections 3 and 4 of this document as well as the MPC5200 User

1 2 3 4 5 6 7 8 9 10 11 12 ... 20 21

Pas de commentaire

Motorola MPC5200 Manuel d'utilisateur Page 7